



# ***Digital Integrated Circuit Design***

## ***Lecture-5: Multioperand Addition***

***Chih-Feng Wu (吳志峰), PhD.***

*Department of Electronics Engineering, Chang Gung University,  
Taoyuan, Taiwan (ROC)*

*May 8, 2026*

***Chih-Feng Wu***



### ***Outline***


- ☐ **Using Two-Operand Adder**
- ☐ **Carry-Save Adder**
- ☐ **Wallace and Dadda Tree**
- ☐ **Parallel Counters and Compressors**

***Chih-Feng Wu***

## Using Two-Operand Adder

□ Some applications of multioperand addition

■ Multiplication or inner-product computation in **dot** notation




Chih-Feng Wu

3

## Using Two-Operand Adder (cont'd)

□ Serial implementation of multioperand addition with a single 2-operand adder



■  $n$ : the number of operands

■ Partial sum register =  $k + \log_2 n$  bits

■ Assuming a **logarithmic-time fast adder**, the delay is derived as

$$T_{\text{serial-multi-add}} = O(n \log_2 [k + \log_2 n])$$


■ The addition time grows super-linearly with  $n$  when  $k$  is fixed and logarithmically with  $k$  for a given  $n$ .

Chih-Feng Wu

4

## Parallel Implementation as Tree of Adders

- Adding 7 numbers in a binary tree of adders, the operation needs 6 adders.



- Assuming a **logarithmic-time fast adder**, the delay is derived as

- $$T_{\text{tree-fast-multi-add}}$$

$$= O(\log_2 k + \log_2[k+1] + \dots + \log_2[k + \lceil \log_2 n \rceil - 1])$$

$$= O(\log_2 n \cdot \log_2 k + \log_2 n \cdot \log_2 \lceil \log_2 n \rceil)$$


$$= O\{\log_2 n \cdot (\log_2 k + \log_2 \lceil \log_2 n \rceil)\}$$

Chih-Feng Wu

5

## Parallel Implementation as Tree of Adders (cont'd)

- Ripple-carry adders at levels  $i$  and  $i+1$  in the tree of adders used for multi-operand addition




- $T_{\text{tree-ripple-multi-add}} = O(k + \log_2 n) < T_{\text{tree-fast-multi-add}}$
- The absolute best latency that we can hope for is  $O(\log_2 k + \log_2 n)$
- There are  $kn$  data bits to process and using any set of computation elements with constant fan-in, this requires  $O(\log_2(kn))$  time.
- We will see shortly that carry-save adders achieve this optimum time

Chih-Feng Wu

6

## Carry-Save Adder

- A ripple-carry adder turns into a carry-save adder if the carries are saved (stored) rather than propagated.




- Carry-propagate adder (CPA) and carry-save adder (CSA) functions in dot notation

Chih-Feng Wu

7

## Bit Aerial Adder and Ripple Carry Adder


- Specifying full- and half-adder blocks, with their inputs and outputs, in dot notation



- Tree of CSAs reducing seven numbers to two

- No. of CSA tree level (height) =  $\log_2 n$
- $C_{CSA\_Multi\_add} = (n - 2)C_{CSA} + C_{CPA}$
- $T_{CSA\_Multi\_add} = O(\text{tree height} + T_{CPA})$   
 $= O(\log_2 n + \log_2 k)$

- The CPA width =  $k + \lceil \log_2 n \rceil$




Chih-Feng Wu

8

## Carry-Save Adder

- Addition of seven 6-bit numbers in dot notation



Chih-Feng Wu

9

## Carry-Save Adder (cont'd)

- Addition of seven 6-bit numbers in dot notation

| 8                     | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 | Bit position          |
|-----------------------|---|---|---|---|---|---|---|---|-----------------------|
|                       |   |   | 7 | 7 | 7 | 7 | 7 | 7 | $6 \times 2 = 12$ FAs |
|                       |   | 2 | 5 | 5 | 5 | 5 | 5 | 3 | 6 FAs                 |
|                       |   | 3 | 4 | 4 | 4 | 4 | 4 | 1 | 6 FAs                 |
|                       | 1 | 2 | 3 | 3 | 3 | 3 | 2 | 1 | 4 FAs + 1 HA          |
|                       | 2 | 2 | 2 | 2 | 2 | 1 | 2 | 1 | 7-bit adder           |
| Carry-propagate adder |   |   |   |   |   |   |   |   |                       |
| 1                     | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 |                       |

Total cost = 7-bit adder + 28 FAs + 1 HA  
CPA width  $[k+1: 1]$


Chih-Feng Wu

10


## Carry-Save Adder (cont'd)

### □ Adding seven $k$ -bit numbers and the CSA/CPA width

■ CPA width: [\_\_\_\_, \_\_\_\_]



CPA width [k+1: 2]



Chih-Feng Wu

11

## Carry-Save Adder (cont'd)


### □ Serial carry-save addition using a single CSA

■ Suitable for the following situation

- The input operands arrive serially
- Read out from memory one by one

■ Disadv.

- Wider (bit-width) for both CSA and CPA



Chih-Feng Wu

12

## Wallace and DADDA Trees

### Wallace tree

- Reduce the number of operands at the earliest possible opportunity

### Seven-input Wallace tree

- Reduce  $k$ -bit inputs to two  $(k + 1)$ -bit operands
- $k$ -bit inputs  $\rightarrow (k + \log_2 n - 1)$ -bit outputs


### The smallest height $h(n)$ of an $n$ -input Wallace tree satisfies the following recurrence:

$$h(n) = 1 + h(\lceil 2n/3 \rceil)$$

- Lower bound:

$$h(n) \geq \log_{1.5}(n/2) \text{ for } n=2, 3$$

Chih-Feng Wu



13

## Wallace and DADDA Trees (cont'd)

### The recurrence for $n(h)$ (the max no. of input) for an $h$ -level tree

$$n(h) = \lfloor 3n(h-1)/2 \rfloor$$

- Upper bound:

$$n(h) = 2(3/2)^h$$

- Lower bound:

$$n(h) = 2(3/2)^{h-1}$$

### For $0 \leq h \leq 20$ , we have $n(h)$ as shown the right.

| $h$ | $n(h)$ | $h$ | $n(h)$ | $h$ | $n(h)$ |
|-----|--------|-----|--------|-----|--------|
| 0   | 2      | 7   | 28     | 14  | 474    |
| 1   | 3      | 8   | 42     | 15  | 711    |
| 2   | 4      | 9   | 63     | 16  | 1066   |
| 3   | 6      | 10  | 94     | 17  | 1599   |
| 4   | 9      | 11  | 141    | 18  | 2398   |
| 5   | 13     | 12  | 211    | 19  | 3597   |
| 6   | 19     | 13  | 316    | 20  | 5395   |

### Dadda tree

- Postpone the reduction to the extent possible without causing added delay



Chih-Feng Wu

14



## Wallace and DADDA Trees (cont'd)

- Using Dadda strategy to add seven 6-bit numbers




Chih-Feng Wu

15

## Wallace and DADDA Trees (cont'd)

- Adding seven 6-bit numbers by taking advantage of the final adder carry-in

- Leave three dots in the LSB position of CPA
- Replace two FAs with HAs



Chih-Feng Wu

16




## Parallel Counters and Compressors

□ 1-bit FA  $\rightarrow$  (3:2)-counter

■ 3-bit input


■ 2-bit result/output



□ Closed-form:  $(n: \lceil \log_2(n+1) \rceil)$ -counter

■  $n$  inputs

■  $\lceil \log_2(n+1) \rceil$ -bit output



□ (10:4)-counter


Chih-Feng Wu

17

(cont'd)

□ Unequal columns


■ (2, 3: 3)-counter



□ Multicolumn reduction

□ (5, 5; 4)-counter

■ Reduce five numbers to two numbers



□ In summary

■ Generate parallel counter = Parallel compressor

Chih-Feng Wu

18

## Add Multiple Signed Numbers

□ Add multiple operands with 2's complement format


■ Sign-extension to the width of the final result

-- Extended positions -- **Sign** -- Magnitude positions -----

|           |           |           |           |           |           |           |           |           |         |
|-----------|-----------|-----------|-----------|-----------|-----------|-----------|-----------|-----------|---------|
| $X_{k-1}$ | $X_{k-1}$ | $X_{k-1}$ | $X_{k-1}$ | $X_{k-1}$ | $X_{k-1}$ | $X_{k-2}$ | $X_{k-3}$ | $X_{k-4}$ | $\dots$ |
| $Y_{k-1}$ | $Y_{k-1}$ | $Y_{k-1}$ | $Y_{k-1}$ | $Y_{k-1}$ | $Y_{k-1}$ | $Y_{k-2}$ | $Y_{k-3}$ | $Y_{k-4}$ | $\dots$ |
| $Z_{k-1}$ | $Z_{k-1}$ | $Z_{k-1}$ | $Z_{k-1}$ | $Z_{k-1}$ | $Z_{k-1}$ | $Z_{k-2}$ | $Z_{k-3}$ | $Z_{k-4}$ | $\dots$ |

## Modular Multioperand Adder

□ Modular carry-save addition with special moduli



## Modular Multioperand Adder (cont'd)

### □ Modular Reduction with pseudoresidue

- Modulo-21 reduction of 6 numbers taking advantage of the fact that  $64 = 1 \bmod 21$  and using 6-bit pseudoresidue

If  $m$  is such that  $2^h = 1 \bmod m$  for a fairly small value of  $h$ , one can perform tree reduction with  $h$ -bit pseudoresidues and **end-around** carry.

The end-around carry is used for modulo-63.

